

FIG. 1A
(PRIOR ART)




FIG. 1B
(PRIOR ART)




FIG. 1C
(PRIOR ART)




FIG. 1D
(PRIOR ART)




FIG. 2




FIG. 3




FIG. 4

501A → INGRESS USER SWITCHING TAG FOR UNICAST IFRAMES

C1 (1-bit)	C2 (1-bit)	M=0 (1-bit)	E=0 (1-bit)	F (1-bit)	L (1-bit)	EGRESS PORT QoS (2-bit)
EGRESS SWITCH PORT ID (8-bit)						
FLOW ID (8-bit)						
FLOW ID (8-bit)						
FLOW ID (6-bit)						RESERVED = 00 (2-bit)
TEC (CRC OR PARITY CHECK) (8-bit)						

FIG. 5A

501B → INGRESS USER SWITCHING TAG FOR MULTI-CAST IFRAMES

C1 (1-bit)	C2 (1-bit)	M=1 (1-bit)	E=0 (1-bit)	F (1-bit)	L (1-bit)	EGRESS PORT QoS (2-bit)
16-bit DIRECT MULTI-CAST EGRESS SWITCH PORT IDs (8-bit)						
16-bit DIRECT MULTI-CAST EGRESS SWITCH PORT IDs (8-bit)						
14-bit MCID CONTINUED (8-bit)						
14-bit MCID CONTINUED (6-bit)						RESERVED = 00 (2-bit)
TEC (CRC OR PARITY CHECK) (8-bit)						

FIG. 5B

**EGRESS USER SWITCHING TAG FOR
UNICAST IFRAMES**

601A

C1 (1-bit)	C2 (1-bit)	M=0 (1-bit)	E=0 (1-bit)	F (1-bit)	L (1-bit)	PQS UPDATE QOS (2-bit)
PQS UPDATE ID (8-bit)						
22-bit FLOW ID (8-bit)						
22-bit FLOW ID (8-bit)						
22-bit FLOW ID (6-bit)						RESERVED = 00 (2-bit)
TEC (CRC OR PARITY CHECK) (8-bit)						

FIG. 6A

**EGRESS USER SWITCHING TAG FOR
MULTI-CAST IFRAMES**

601B

C1 (1-bit)	C2 (1-bit)	M=1 (1-bit)	E=0 (1-bit)	F (1-bit)	L (1-bit)	PQS UPDATE QOS (2-bit)
PQS UPDATE ID (8-bit)						
RESERVED = 0000 0000 (8-bits)						
14-bit MCID CONTINUED (8-bit)						
14-bit MCID CONTINUED (6-bit)						RESERVED = 00 (2-bit)
TEC (CRC OR PARITY CHECK) (8-bit)						

FIG. 6B

701A →

**INGRESS AAQSTj REQUEST
CONTROL iFrame**

C1=1 (1-bit)	C2=1 (1-bit)	M=0 (1-bit)	E=0 (1-bit)	TYPE = 00 (2-bit)	RESERVED=00 (2-bit)
TEC (CRC OR PARITY CHECK) (8-bit)					

FIG. 7A

701B →

INGRESS PURGE CONTROL iFrame

C1=1 (1-bit)	C2=1 (1-bit)	M=0 (1-bit)	E=0 (1-bit)	TYPE = 01 (2-bit)	PQS QOS (2-bit)
PQS _a ID (8-bits)					
● ● ●					
PQS _n ID (8-bits)					
TEC (CRC OR PARITY CHECK) (8-bit)					

FIG. 7B

AAQST_J TABLE UPDATE

801A

C1=1 (1-bit)	C2=1 (1-bit)	M=0 (1-bit)	E=0 (1-bit)	F=0 (1-bit)	L=0 (1-bit)	TYPE=00 (2-bit)
4-bit AQS _{J,1,1} UPDATE INCREMENT				4-bit AQS _{J,1,2} UPDATE INCREMENT		
4-bit AQS _{J,1,3} UPDATE INCREMENT				4-bit AQS _{J,1,4} UPDATE INCREMENT		
4-bit AQS _{J,2,1} UPDATE INCREMENT				4-bit AQS _{J,2,2} UPDATE INCREMENT		
4-bit AQS _{J,2,3} UPDATE INCREMENT				4-bit AQS _{J,2,4} UPDATE INCREMENT		
•						
4-bit AQS _{J,15,1} UPDATE INCREMENT				4-bit AQS _{J,15,2} UPDATE INCREMENT		
4-bit AQS _{J,15,3} UPDATE INCREMENT				4-bit AQS _{J,15,4} UPDATE INCREMENT		
4-bit AQS _{J,16,1} UPDATE INCREMENT				4-bit AQS _{J,16,2} UPDATE INCREMENT		
4-bit AQS _{J,16,3} UPDATE INCREMENT				4-bit AQS _{J,16,4} UPDATE INCREMENT		
TEC (CRC OR PARITY CHECK) (8-bit)						

FIG. 8A

EGRESS PQS UPDATE CONTROL
iFrame

801B

C1=1 (1-bit)	C2=1 (1-bit)	M=0 (1-bit)	E=0 (1-bit)	F=0 (1-bit)	L=0 (1-bit)	TYPE=01 (2-bit)						
RESERVED = 00 (2-bits)	4-bit PQSa UPDATE INCREMENT				PQSa QOS (2-bit)							
8-bit AQS/PQSa ID												
●												
RESERVED = 00 (2-bits)	4-bit PQSn UPDATE INCREMENT				PQSn QOS (2-bit)							
8-bit PQSn ID												
TEC (CRC OR PARITY CHECK) (8-bit)												

FIG. 8B




FIG. 9




FIG. 10